

**RECEIVED
CENTRAL FAX CENTER**

SEP 11 2008

List of the Claims

The following is a list of claims currently pending.

1. Canceled.

2. (Twice Amended) An improved FIFO based controller for slave devices attached to a processor bus of a CPU for processing tasks and storing the tasks in a FIFO memory, wherein a task consists of an address and its associated qualifying bits, the improved FIFO based controller comprising:

a first logic means for enabling valid tasks having an address useful for at least one slave device, followed by corresponding data, [[and for inhibiting others,]] said first logic means to be presented on a dedicated bus;

a task management circuit coupled to said first logic means, said task management circuit comprising a FIFO memory connected to said dedicated bus and provided with a plurality of N storage fields forming a pile, each field being identified by a determined address and configured to store a valid task being presented to all of said storage fields in parallel on said dedicated bus as indicated by the task management circuit; and

a second logic means that inhibit the writing of a task in the field(s) of the FIFO memory where a valid task has been entered and enable said writing in the first free field below in the pile, wherein said first logic means comprises:

a task detection circuit coupled to the processor bus that detects valid tasks; and

a FIFO controller coupled to said task detection circuit, said FIFO controller generates an ADD TASK signal to add new tasks to be performed in said FIFO memory, a CLEAR TASK signal that clears all tasks therefrom that have been executed when said corresponding data are available on the processor bus, and a control signal that is applied to a gating means for only enabling said valid tasks to be presented on said dedicated bus.

3. (Previously Presented) The improved FIFO based controller of claim 2, wherein a valid bit (V) stored in a register is associated to each of said N storage fields, wherein a first binary value being set in said register means that a valid task has been entered in the corresponding field.
4. (Previously Presented) The improved FIFO based controller of claim 3, wherein the output of each pair of consecutive registers is connected to the inputs of a two-way XOR gate, so that only one output of the N-1 XOR gates is active (at "1") indicating thereby the boundary between the field(s) of the FIFO memory where a valid task has been entered and the remaining free field(s).
5. (Previously Amended) The improved FIFO based controller of claim 2, wherein said second logic means enables said writing in all the free fields of the FIFO memory instead of only the first free field.
6. (Previously Amended) The improved FIFO based controller of claim 2 further comprising a slave controller coupled to said processor bus and task management circuit.